https://mechanicalsnail.com/tags/low-latency/Recent content in Low Latency on Mechanical Snailhttps://mechanicalsnail.com/images/logo.pnghttps://mechanicalsnail.com/images/logo.pngHugo -- 0.152.2en-usMon, 02 Sep 2024 10:00:00 +0100https://mechanicalsnail.com/posts/low-latency-trading-rust/Mon, 02 Sep 2024 10:00:00 +0100https://mechanicalsnail.com/posts/low-latency-trading-rust/Engineering microsecond-latency trading systems in Rust: lock-free data structures, cache-line optimization, kernel bypass networking, and hot paths that never allocate.https://mechanicalsnail.com/posts/vector-optimization-simd/Fri, 11 Mar 2022 10:00:00 +0100https://mechanicalsnail.com/posts/vector-optimization-simd/Why vector code is memory-bound, not compute-bound: cache-line behaviour, array-of-structs versus struct-of-arrays layout, AVX vectorization, and the bandwidth ceiling.